MARC details
| 000 -LEADER |
|---|
| fixed length control field |
03371nam a22003377a 4500 |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
OSt |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20250718150339.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
250718b |||||||| |||| 00| 0 eng d |
| 040 ## - CATALOGING SOURCE |
|---|
| Original cataloging agency |
TUPM |
| Language of cataloging |
English |
| Transcribing agency |
TUPM |
| Modifying agency |
TUPM |
| Description conventions |
rda |
| 050 ## - LIBRARY OF CONGRESS CALL NUMBER |
|---|
| Classification number |
BTH TK 870 |
| Item number |
A33 2025 |
| 100 ## - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Adan, Rafael Carlos M. |
| Relator term |
author |
| 245 ## - TITLE STATEMENT |
|---|
| Title |
Design of pvt (process, voltage, and temperature) variation- less i/o buffer using skywater 130nm cmos (complementary metal-oxide-semiconductor) process for usb (universal serial bus) applications/ |
| Statement of responsibility, etc. |
Rafael Carlos M. Adan, Mherby C. Almarinez, Dawn Gabrielle D. Angkahan, Laureana Joy S. Banao, Froilan Arnel M. Dela Cruz, and John Christian Z. Leocario.-- |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. |
|---|
| Place of publication, distribution, etc. |
Manila: |
| Name of publisher, distributor, etc. |
Technological University of the Philippines, |
| Date of publication, distribution, etc. |
2025. |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
xiii, 171pages: |
| Dimensions |
29cm. |
| 336 ## - CONTENT TYPE |
|---|
| Source |
rdacontent |
| 337 ## - MEDIA TYPE |
|---|
| Source |
rdamedia |
| 338 ## - CARRIER TYPE |
|---|
| Source |
rdacarrier |
| 500 ## - GENERAL NOTE |
|---|
| General note |
Bachelor's thesis |
| 502 ## - DISSERTATION NOTE |
|---|
| Dissertation note |
College of Engineering.-- |
| Degree type |
Bachelor of science in electronics engineering: |
| Name of granting institution |
Technological University of the Philippines, |
| Year degree granted |
2025. |
| 504 ## - BIBLIOGRAPHY, ETC. NOTE |
|---|
| Bibliography, etc. note |
Includes bibliographic references and index. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc. |
This paper presents the design of a Process, Voltage, and Temperature (PVT)<br/>variation-resilient Input/Output (I/O) buffer using the Skywater 130nm CMOS technology<br/>for USB applications. PVT variations often degrade I/O buffer performance, affecting<br/>signal integrity, power efficiency, and reliability. To address these challenges, the proposed<br/>design integrates PVT detection and compensation techniques, ensuring consistent<br/>operation under fluctuating conditions. The buffer supports a maximum data rate of 50<br/>MHz and achieves a data throughput of 100 Mbps. Silicon measurement results confirm<br/>reliable operation at a load capacitance of 20 pF and VDDIO supply voltages of 1.8V and<br/>2.5V. The analysis of the compensated and uncompensated circuits reveals a clear<br/>advantage for the compensated design. The compensated circuit achieved a higher mean<br/>slew rate of 1.1352 V/ns compared to 0.9439 V/ns for the uncompensated circuit,<br/>indicating an improved dynamic response. Furthermore, the distribution of slew rates in<br/>the compensated circuit is more tightly clustered around the optimal range of 1.0–1.2 V/ns,<br/>as evidenced by a lower standard deviation of 0.2386 V/ns versus 0.2784 V/ns in the<br/>uncompensated circuit. This consistent performance highlights the effectiveness of the<br/>compensation techniques implemented in the design maintaining stability across various<br/>PVT variations. The buffer’s architecture offers a robust and power-aware solution suitable<br/>for high-speed digital interfaces, particularly in systems where maintaining data integrity<br/>under variable environmental and manufacturing conditions is critical. This work<br/>contributes a practical and efficient approach to designing reliable I/O buffers for modern<br/>integrated circuits, especially in USB and other high-speed communication domains where<br/>PVT robustness is increasingly essential. |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name entry element |
I/O buffer design |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name entry element |
PVT compensation |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name entry element |
CMOS technology |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Almarinez, Mherby C. |
| Relator term |
author |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Angkahan, Dawn Gabrielle D. |
| Relator term |
author |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Banao, Laureana Joy S. |
| Relator term |
author |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Dela Cruz, Froilan Arnel M. |
| Relator term |
author |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Leocario, John Christian Z. |
| Relator term |
author |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
Library of Congress Classification |
| Koha item type |
Bachelor's Thesis COE |
| Suppress in OPAC |
No |